Over the past decade it has become increasingly common to resort to backside analysis to overcome weaknesses such as ion mixing and preferential sputtering in SIMS depth profiling, [1] [2] [3] and to bring the layer of interest as close as possible to the surface for XPS analysis. However backside analysis remains challenging since only a fraction (~20 nm) of the 750μm thick silicon substrate must remain while maintaining a smooth and flat surface suitable for analysis. Recent developments have used Silicon on Insulator (SOI) substrates where the buried thick (145nm) SiO 2 is used as an etch stop layer. 4 Here we present a backside sample preparation method adapted to samples with an extremely thin etch stop layer. It consists in a two step preparation: a mechanical polishing up to a few remaining microns, followed by a dedicated TMAH etch. This method yields an extremely flat and smooth surface, without remaining silicon after preparation (see Figure 1) . We therefore used it to prepare two samples consisting of a high-k/metal gate stack for 32 nm node CMOS devices, before and after activation anneal. On these samples the etch stop layer is materialized by a 1.5 nm thick SiON layer (structure on Figure 1 ). This preparation therefore allowed precise analysis of the behaviour of different elements in the stack upon annealing with ToF-SIMS and XPS. The results of the different analysis will be discussed and compared with conventional ones (i.e. frontside analysis). We will point out the improvements brought by the preparation as well as some typical features of the studied stacks upon annealing. 
